

Description

40V N-CHANNEL ENHANCEMENT MODE POWER MOSFET

Features

- Device Rating V_{DS} = 40V, I_D = 129A
- $R_{DS(ON)} = 1.9m\Omega$ (typ.) @ $V_{GS} = 10V$, $I_D = 20A$
- Advanced Split Gate Device Design
- RoHS Compliant & Halogen-Free

Application

- High Performance Synchronous Rectification
- Brushless DC Motor Control
- DC-DC Converters
- · Load Switch and eFuse
- Battery Protection

Package (5)(6)(7)(8) DFN3*3-8L JFG129N40K

Absolute Maximum Ratings Tc=25℃ unless otherwise specified

Symbol	Parameter		Max.	Units
V _{DS}	Drain-Source Voltage		40	V
V _G S	Gate-Source Voltage		± 20	V
ID	Continuous Drain Current, VGS @ 10V note1	T _C = 25°C	129	А
		T _C = 100°C	81	А
I _{DM}	Pulsed Drain Current note2		TBD	А
P _D	Power Dissipation note4	T _C = 25°C	69	W
	Power Dissipation	T _A = 25°C	3.5	W
Eas	Single Pulsed Avalanche Energy note3		TBD	mJ
R _{θJC}	Thermal Resistance, Junction to Case note1		1.8	°C/W
R _θ JA	Junction to Ambient (mounted on 1 inch square PCB)		35	°C/W
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C



JFG129N40K

Electrical Characteristics T_C=25°C unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
Off Charac	teristic					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0V$, $I_D = 250 \mu A$	40	-	-	V
I _{DSS}	Drain-Source Leakage Current	V _{DS} = 40V, V _{GS} = 0V, T _C = 25°C	-	-	1	μA
		V _{DS} = 40V, V _{GS} = 0V, T _C = 55°C	-	-	10	μA
I _{GSS}	Gate-Source Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-100	-	100	nA
On Charac	teristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.2	-	2	V
Б.	Static Drain-Source On-Resistance	V _{GS} = 10V, I _D =20A	_	1.9	2.3	mΩ
R _{DS(on)}		V _{GS} = 4.5V, I _D =20A	-	2.5	3	mΩ
g FS	Forward Transconductance	V _{DS} = 10V, I _D =20A		TBD	-	S
Dynamic C	Characteristics					
Rg	Gate Resistance		-	TBD	-	Ω
C _{iss}	Input Capacitance		-	2600	-	pF
Coss	Output Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz	-	570	-	pF
Crss	Reverse Transfer Capacitance		-	28	_	pF
Qg	Total Gate Charge	V _{DS} =20V, I _D = 20A, V _{GS} = 4.5V	-	TBD	-	nC
Qg	Total Gate Charge		-	36	-	nC
Qgs	Gate-Source Charge	$V_{DS} = 20V, I_{D} = 20A,$ $V_{GS} = 10V$	-	8	-	nC
Q _{gd}	Gate-Drain("Miller") Charge		-	6	_	nC
Switching	Characteristics					
t _{d(on)}	Turn-On Delay Time		-	TBD	_	ns
t _r	Turn-On Rise Time	$V_{DD} = 20V, I_D = 20A,$	-	TBD	_	ns
t _{d(off)}	Turn-Off Delay Time	$R_G = 1\Omega$, $V_{GS} = 10V$	-	TBD	_	ns
tf	Turn-Off Fall Time		-	TBD	_	ns
Source-Dra	ain Diode Characteristics and Maxin	num Ratings				
Is	Maximum Continuous Diode Forward Current note1,5		-	-	57	Α
I _{SM}	Maximum Pulsed Diode Forward Current note2,5		-	-	TBD	Α
t _{rr}	Reverse Recovery Time	T _J = 25°C, V _R = 20V, I _F = 20A,	-	TBD	-	ns
Qrr	Reverse Recovery Charge	di/dt = 400A/μs	-	TBD	-	nC
V _{SD} note2	Source to Drain Diode Forward Voltage	T _J = 25°C, I _S = 20A, V _{GS} = 0V	-	0.8	-	٧


Note:


- 1. The data tested by surface mounted on one inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed, pulse width \leq 300us, duty cycle \leq 2%.
- 3.The EAS data shows Max. rating. The test condition is L=0.1mH, I $_{AS}$ = TBD A.
- 4.The power dissipation is limited by 150 $^{\circ}$ C junction temperature.
- 5.The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.



JFG129N40K

Package outline





em mor	DIMENSIONAL REQMTS					
STMBOL	MIN	NOM	MAX			
1	0.70	0.75	0.80			
b	0.25	0.30	0.35			
3	0.10	0.15	0.25			
D	3.25	3.35	3.45			
DI	3.00	3.10	3.20			
D2	1.78	1.88	1.98			
D3		0.13				
E	3.00	3.30	3.40			
E1	3.00	3.15	3.20			
E2	2.39	2.49	2.59			
e	0.65BSC					
H	0.30	0.39	0.50			
L	0.30	0.40	0.50			
Ll	-	0.13				
θ		10°	12°			
M	*	*	0.15			
* Not specified						

Note:

- 1. Refer to Jedec MO-240
- 2. All Dimension Are In mm.
- Package Body Sizes Exclude Mold Flash, Protrusion Or Gate Burrs.
 Mold Flash, Protrusion Or Gate Burrs Shall Not Exceed 0.10 mm Per Side.
- 4. Package Body Sizes Determined At The Outermost Extremes Of The Plastic Body Exclusive Of Mold Flash, Tie Bar Burrs, Gate Burrs And Interlead Flash, But Including Any Mismatch Between The Top And Bottom Of The Plastic Body.

Figure 19. DFN 3x3 Package outline



JFG129N40K

Disclaimer:

JUNSHINE does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

JUNSHINE reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

JUNSHINE makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, JUNSHINE disclaims (1) any and all liability arising out of the application or use of any product, (2) any and all liability, including without limitation special, consequential or incidental damages, and (3) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

JUNSHINE products, except as expressly indicated in writing, are not designed for use in medical, life-saving, or life-sustaining applications, or for any other application in which the failure of the JUNSHINE product could result in personal injury or death. Customers using or selling JUNSHINE products not expressly indicated for use in such applications do so at their own risks.

Resale of JUNSHINE products with statements different from or beyond the parameters stated by JUNSHINE for that product or service voids all express or implied warrantees for the associated JUNSHINE product or service and is unfair and deceptive business practice. JUNSHINE is not responsible or liable for any such statements.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of JUNSHINE. Product names and markings noted herein may be trademarks of their respective owners.

JUNSHINE IS A FULLY OWNED SUBSIDIARY OF Wuxi XICHANWEIXIN Semiconductor Co., Ltd.